NX420 Single Board Computer

User Guide Rev 1.3

August 10, 2007

www.NetX86.com

NetX86, Inc. © 2007

Table of Contents

Federal Communications Commission Statement 1
CE Declaration of Conformity 1
Recycling and Disposal 1
1.0 Hardware 2
  1.1 CHASSIS 2
  1.2 BIOS 2
2.0 External Connectors and Indicators 3
  2.1 Ethernet RJ-45 Connectors 3
  2.2 Console Port 3
  2.3 USB 2.0 Port 1 & 2 Connector 4
  2.4 Power Input 4
  2.5 Power & Hard Drive LEDs 5
  2.6 Ethernet LEDs 5
3.0 Internal Connectors and Jumpers 6
  3.1 Serial Port 2 10 Pin Header 6
  3.2 AUX Power 6
  3.3 PCI 3.3V 7
  3.4 User I/O 9
  3.5 USB 2.0 Port 3 & 4 9
  3.6 PS2 Keyboard and Mouse 10
  3.7 2.5" and 3.5" Hard Drive Connector 10
  3.8 Mini PCI 12
4.0 Internal Jumpers 15
  4.1 Compact Flash Master/Slave 15
  4.2 Reset 15
  4.3 Speaker 15
  4.4 JTAG Programming Port 16
  4.5 SPI 16
5.0 PCB 17

Federal Communications Commission Statement

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a commercial installation. This equipment generates, uses, and can radiate radio energy. If this equipment is not installed and used in accordance with the manufacturer's instructions, it might cause harmful interference to radio communications.

Operation of this equipment in a residential area is likely to cause harmful interference, If this equipment does cause harmful interference to radio or television reception, which can be determined by Turning the equipment off and on, the user is required to correct the interference at there expense.

Shielded cables are required on LAN and serial ports to assure compliance with FCC regulations.

This board is designed for installation in a metal enclosure.

CE Declaration of Conformity

We, NetX86, Inc., declare that NX420 series boards, when installed in a NetX86 metal enclosure, are in conformance with:

- EN 55022/EN 55024 (emissions, residential and industrial)

The unit under test is in conformity with the standards mentioned above. A copy of the test report will be provided on request

Recycling and Disposal

Do not discard electronic products in household trash!
All waste electronics equipment should be recycled according to local regulations.
Information for the recycler:
Remove Lithium battery, if present, for separate recycling.
NetX86 enclosures are made of steel.

NetX86, Inc. © 2007

This document specifies the features and operation of the NX410 Single Board Computer using the Vortex86SX SOC.

1.0 Hardware

- 300MHz 486SX SOC.
- 3x 10/100 PCI Ethernet Controllers. 3x RJ-45 Connector with integrated LEDs.
- Standard 3.3V/5V PCI connector.
- 2x RS-232 Serial Ports. 1 DB9, 1 internal
- 2x Mini PCI connectors. Internal.
- Compact Flash connector. Internal.
- 2x USB 2.0. Duplex connector, Internal 2x4 header, 0.1”x0.1”.
- 44 pin ATA connector for 2.5” hard drive.
- 40 pin IDE connector for CD drive.
- 10x I/O pins. Internal 2x5 header, 0.1”x0.1”.
- 256MB of DDR2.
- Real Time Clock
- 7-12VDC input 16VDC max. 2.1mm barrel connector.
- 6” x 6” PCB, 0.062” thick, components two sides.
- 0 to 70°C operating temp.
- Optional -20 to 70°C operating temp.
- RoHS Lead free
- FCC Class A
- CE

1.1 CHASSIS

- Steel 0.039” Thick
- Mounting bracket for 2.5” drive option
- Rubber feet
- Handles PCI Cards up to 4” High by 6” Long
- Two plugged holes for SMA Antenna connectors

1.2 BIOS

- AMI BIOS
- Boots to Serial Port
- 115200 baud

2.0 External Connectors and Indicators

This section describes the connectors and LEDs that are accessible to the user during normal operation.

2.1 Ethernet RJ-45 Connectors

Three Ethernet ports provide 10/100 Mb connectivity. The Ethernet controllers are on the PCI bus. Each has a dedicated EEPROM for PCI configuration data.

The RJ-45 connectors have built in LEDS to indicate Link and Activity. The Green LED on the left indicates Link. The Yellow LED on the right turns on blinks OFF when there is Activity.

J1, J2 & J3 - RJ-45

RJ-45 Pin	Name	Description
1	TX+	Transmit Data +
2	TX-	Transmit Data -
3	RX+	Receive Data +
4	TERM	75 ohm Termination
5	TERM	75 ohm Termination
6	RX-	Receive Data -
7	TERM	75 ohm Termination
8	TERM	75 ohm Termination

2.2 Console Port

Com1 provides the main console connection to the CPU. Default speed is 115,200 bps 8 bit, no parity, 1 Stop bit. Use a null modem to connect to a PC. The BIOS will boot to this port as the default.

J4 - Male DB-9 Connector

DB-9 Pin	Name	Description
1	DCD	Data Carrier Detect
2	RX-	Receive Data
3	TX-	Transmit Data
4	DTR	Data Terminal Ready
5	GND	Ground
6	DSR	Data Set ready
7	RTS	Ready to Send
8	CTS	Clear to Send
9	RI	Ring Indicate

NetX86, Inc. © 2007

2.3 USB 2.0 Port 1 & 2 Connector

Two of the four available USB 2.0 ports are stacked in the same housing. USB port 1 is on the top with USB port 2 on the bottom.

The power to the two ports is protected by a shared Polymer PTC fuse to prevent over current conditions harming the unit. The fuse will reset after the short is removed.

J5 – USB 1 & 2 Dual Stacked Connector

Dual USB Jack	Name	Description
1A	+5V	+5 V USB Supply
2A	Data 1 -	USB Data 1 -
3A	Data 1 +	USB Data 1 +
4A	GND	Circuit Ground
1B	+5V	+5 V USB Supply
2B	Data 2 -	USB Data 2 -
3B	Data 2 +	USB Data 2 +
4B	GND	Circuit Ground

2.4 Power Input

12 Volt input is connected to center pin and ground to the barrel. The mating connector has a 5.5mm Diameter barrel and 2.1mm hole. This connector is polarity protected.

J6 – DC Input Power Connector

2.1mm Jack	Name	Description
1	+12 V	Center Pin
2	GND	Barrel

NetX86, Inc. © 2007

2.5 Power & Hard Drive LEDs

A Green LED indicator is driven from the +3.3V Power Supply.

A Yellow LED turns on to indicate the master or slave Hard Drives is active. The Hard Drives are Compact Flash, 2.5” or 3.5” hard drives.

The Green LED is above the Yellow LED.

LED1 - Power & Hard Drive

LED Color	Name	Description
Green	Power	On when unit is Powered
Yellow	HDD	On when Hard Drives are active

2.6 Ethernet LEDs

A Green LED indicator is on when Link is established.

A Yellow LED turns off to indicate data is being transmitted or received.

The Green LED is above the Yellow LED.

LED4 – For LAN1 J3
LED3 – For LAN2 J2
LED2 – For LAN3 J1

LED Color	Name	Description
Green	Link	On when Link is detected
Yellow	Activity	On when data is sent or received

NetX86, Inc. © 2007

3.0 Internal Connectors and Jumpers

This section covers the connectors on the PCB for other functions.

3.1 Serial Port 2 10 Pin Header

Serial Port 2 is connected to a 10 pin male header such that a standard 10 pin IDC connector connects directly to an IDC DB-9 connector with 9 wire ribbon cable.

J8 - Serial Port 2 Header

2x5 0.1" Header Pin	Name	Description
1	DCD	Data Carrier Detect
2	DSR	Data Set ready
3	RX-	Receive Data
4	RTS	Ready to Send
5	TX-	Transmit Data
6	CTS	Clear to Send
7	DTR	Data Terminal Ready
8	RI	Ring Indicate
9	GND	Ground
10	NC	No Connect

3.2 AUX Power

This connector allows for the powering of an internal device such as a 3.5" Hard Drive or the application of 12V power when J6 is not used. The Board will run from 5V when pin 3 and 4 are connected to each other.

J9 - Auxiliary Power Input

MTA 100 Pin	Name	Description
1	GND	Circuit Ground
2	GND	Circuit Ground
3	+12V	+12V Input /Output
4	+5V	+5 V Input/Output
5	GPIO 4	GPIO 4 from SoC
6	GPIO 0	GPIO 0 from SoC

NetX86, Inc. © 2007

3.3 PCI 3.3V

This horizontal connector allows for the addition of a half length PCI card given a chassis that will support it. This connector shares the PCI resources of the second Mini PCI connector J16.

Note: PCI connector J7 is usable only when the second Mini PCI connector J16 next to it, is not used.

J7 - 3.3V PCI Connector

Pin #	Name	PCI Pin Description	Pin #	Name	PCI Pin Description
A1	TRST	Test Logic Reset	B1	-12V	-12 VDC
A2	+12V	+12 VDC	B2	TCK	Test Clock
A3	TMS	Test Mde Select	B3	GND	Ground
A4	TDI	Test Data Input	B4	TDO	Test Data Output
A5	+5V	+5 VDC	B5	+5V	+5 VDC
A6	INTA	Interrupt A	B6	+5V	+5 VDC
A7	INTC	Interrupt C	B7	INTB	Interrupt B
A8	+5V	+5 VDC	B8	INTD	Interrupt D
A9	-----	Reserved	B9	PRSNT1	Present
A10	+5V	Power (+5 V or +3.3 V)	B10	-----	Reserved
A11	-----	Reserved	B11	PRSNT2	Present
A12	GND03	Ground or Keyway for 3.3/Universal PWB	B12	GND	Ground or Keyway for 3.3/Universal PWB
A13	GND05	Ground or Keyway for 3.3/Universal PWB	B13	GND	Ground or Open (Key) for 3.3/Universal PWB
A14	3.3Vaux	-----	B14	RES	Reserved
A15	RESET	Reset	B15	GND	Ground
A16	+5V	Power (+5 V or +3.3 V)	B16	CLK	Clock
A17	GNT	Grant PCI use	B17	GND	Ground
A18	GND08	Ground	B18	REQ	Request
A19	PME#	Power Management Event	B19	+5V	Power (+5 V or +3.3 V)
A20	AD30	Address/Data 30	B20	AD31	Address/Data 31
A21	+3.3V01	+3.3 VDC	B21	AD29	Address/Data 29
A22	AD28	Address/Data 28	B22	GND	Ground
A23	AD26	Address/Data 26	B23	AD27	Address/Data 27
A24	GND10	Ground	B24	AD25	Address/Data 25
A25	AD24	Address/Data 24	B25	+3.3V	+3.3VDC
A26	IDSEL	Initialization Device Select	B26	C/BE3	Command, Byte Enable 3
A27	+3.3V03	+3.3 VDC	B27	AD23	Address/Data 23
A28	AD22	Address/Data 22	B28	GND	Ground

NetX86, Inc. © 2007

A29	AD20	Address/Data 20	B29	AD21	Address/Data 21
A30	GND12	Ground	B30	AD19	Address/Data 19
A31	AD18	Address/Data 18	B31	+3.3V	+3.3 VDC
A32	AD16	Address/Data 16	B32	AD17	Address/Data 17
A33	+3.3V05	+3.3 VDC	B33	C/BE2	Command, Byte Enable 2
A34	FRAME	Address or Data phase	B34	GND13	Ground
A35	GND14	Ground	B35	IRDY#	Initiator Ready
A36	TRDY#	Target Ready	B36	+3.3V06	+3.3 VDC
A37	GND15	Ground	B37	DEVSEL	Device Select
A38	STOP	Stop Transfer Cycle	B38	GND16	Ground
A39	+3.3V07	+3.3 VDC	B39	LOCK#	Lock bus
A40	-----	Reserved	B40	PERR#	Parity Error
A41	-----	Reserved	B41	+3.3V08	+3.3 VDC
A42	GND17	Ground	B42	SERR#	System Error
A43	PAR	Parity	B43	+3.3V09	+3.3 VDC
A44	AD15	Address/Data 15	B44	C/BE1	Command, Byte Enable 1
A45	+3.3V10	+3.3 VDC	B45	AD14	Address/Data 14
A46	AD13	Address/Data 13	B46	GND18	Ground
A47	AD11	Address/Data 11	B47	AD12	Address/Data 12
A48	GND19	Ground	B48	AD10	Address/Data 10
A49	AD9	Address/Data 9	B49	GND20	Ground
A50	Keyway	Open or Ground for 3.3V PWB	B50	Keyway	Open or Ground for 3.3V PWB
A51	Keyway	Open or Ground for 3.3V PWB	B51	Keyway	Open or Ground for 3.3V PWB
A52	C/BE0	Command, Byte Enable 0	B52	AD8	Address/Data 8
A53	+3.3V11	+3.3 VDC	B53	AD7	Address/Data 7
A54	AD6	Address/Data 6	B54	+3.3V12	+3.3 VDC
A55	AD4	Address/Data 4	B55	AD5	Address/Data 5
A56	GND21	Ground	B56	AD3	Address/Data 3
A57	AD2	Address/Data 2	B57	GND22	Ground
A58	AD0	Address/Data 0	B58	AD1	Address/Data 1
A59	+5V	Power (+5 V or +3.3 V)	B59	VCC08	Power (+5 V or +3.3 V)
A60	REQ64	Request 64 bit	B60	ACK64	Acknowledge 64 bit
A61	VCC11	+5 VDC	B61	VCC10	+5 VDC
A62	VCC13	+5 VDC	B62	VCC12	+5 VDC

3.4 User I/O

This connector allows for the user to utilize the I/O pins of the SOC for advanced functions. J10 is a 12 pin male header.

J10 - User I/O Header

2x6 0.1” Header Pin	Name	Description
1	+3.3V	+3.3 V Logic Supply
2	+5V	+5 V Logic Supply
3	GPIO 0	GPIO 0 from SoC
4	GPIO 1	GPIO 1 from SoC
5	GPIO 2	GPIO 2 from SoC
6	GPIO 3	GPIO 3 from SoC
7	GPIO 4	GPIO 4 from SoC
8	GPIO 5	GPIO 5 from SoC
9	GPIO 6	GPIO 6 from SoC
10	GPIO 7	GPIO 7 from SoC
11	GND	Circuit Ground
12	GND	Circuit Ground

3.5 USB 2.0 Port 3 & 4

The third and fourth USB ports are pined out to this male header.

J11 - USB Port 3 & 4 Header

2x4 0.1” Header	Name	Description
1	+5V	+5 V USB Supply
2	+5V	+5 V USB Supply
3	Data 3 -	USB Data 3 -
4	Data 4 -	USB Data 4 -
5	Data 3 +	USB Data 3 +
6	Data 4 +	USB Data 4 +
7	GND	Circuit Ground
8	GND	Circuit Ground

NetX86, Inc. © 2007

3.6 PS2 Keyboard and Mouse

The PS2 interface for a mouse and keyboard is pinned out on male header J12.

J12 – PS2 Keyboard & Mouse

6x1 0.1" Header	Name	Description
1	KBDAT	Keyboard Data
2	MSDAT	Mouse Data
3	GND	Circuit Ground
4	+5V	+5 V Supply
5	KBCLK	Keyboard Clock
6	MSCLK	Mouse Clock

3.7 2.5" and 3.5" Hard Drive Connector

The hard drive connectors are male, shrouded and keyed connectors. The 3.5" ATA connector is a 0.1" connector and the 44 pin connector is 2mm.

J13 – 40 Pin ATA
J14 - 44 Pin ATA

ATA 40 Pin	ATA 44 Pin	Name	Description
1	1	/RESET	Reset
2	2	GND	Ground
3	3	DD7	Data 7
4	4	DD8	Data 8
5	5	DD6	Data 6
6	6	DD9	Data 9
7	7	DD5	Data 5
8	8	DD10	Data 10
9	9	DD4	Data 4
10	10	DD11	Data 11
11	11	DD3	Data 3
12	12	DD12	Data 12
13	13	DD2	Data 2
14	14	DD13	Data 13
15	15	DD1	Data 1
16	16	DD14	Data 14
17	17	DD0	Data 0
18	18	DD15	Data 15

19	19	GND	Ground
20	20	key (nc)	-
21	21	DMARQ	DMA Request
22	22	GND	Ground
23	23	/DIOW	Write Strobe
24	24	GND	Ground
25	25	/DIOR	Read Strobe
26	26	GND	Ground
27	27	IORDY	I/O Ready
28	28	Device Cfg	Spindle Sync or Cable Select
29	29	/DMACK	DMA Acknowledge
30	30	GND	Ground
31	31	INTRQ	Interrupt Request
32	32	/IOCS16	IO ChipSelect 16
33	33	DA1	Address 1
34	34	PDIAG	Passed Diagnostics
35	35	DA0	Address 0
36	36	DA2	Address 2
37	37	/IDE_CS0	(1F0-1F7)
38	38	/IDE_CS1	(3F6-3F7)
39	39	/ACTIVE - /DASI - DASP	Led driver
40	40	GND	Ground
--	41	VCC	+5 V
--	42	VCC	+5 V
--	43	GND	Ground
--	44	GND	Ground

3.8 Mini PCI

Two Mini PCI connectors provide dual 802.11 radio support. The second connector shares PCI resources with J7.

J15 – Mini PCI Type III
J16 - Mini PCI Type III

PIN #	Signal	Description	PIN #	Signal	Description
1	TIP	1 Conductor, local loop wire pair	63	3.3V	3.3 V Supply voltage
-	Key	-	64	FRAME#	Indicates Bulk Transfer
2	RING	1 Conductor, local loop wire pair	65	CLKRUN#	Stops clock on certain mobile PCI devices
3	8PMJ-3	Pin 3 of an 8-pin modular jack	66	TRDY#	Target Ready
4	8PMJ-1	Pin 1 of an 8-pin modular jack	67	SERR#	Catastrophic system error
5	8PMJ-6	Pin 6 of an 8-pin modular jack	68	STOP#	Target wishes to end transfer
6	8PMJ-2	Pin 2 of an 8-pin modular jack	69	GROUND	Ground
7	8PMJ-7	Pin 7 of an 8-pin modular jack	70	3.3V	3.3 V Supply voltage
8	8PMJ-4	Pin 4 of an 8-pin modular jack	71	PERR#	Indicates Parity Error
9	8PMJ-8	Pin 8 of an 8-pin modular jack	72	DEVSEL#	PCI Device Select
10	8PMJ-5	Pin 5 of an 8-pin modular jack	73	C/BE[1]#	Byte Enable
11	LED1_GRNP	Interface for external LEDs	74	GROUND	Ground
12	LED2_YELP	Interface for external LEDs	75	AD[14]	Multiplexed Address/Data Bus
13	LED1_GRNN	RF Silent input	76	AD[15]	Multiplexed Address/Data Bus
14	LED2_YELN	Interface for external LEDs	77	GROUND	Ground
15	CHSGND	Chassis Ground	78	AD[13]	Multiplexed Address/Data Bus
16	RESERVED	-	79	AD[12]	Multiplexed Address/Data Bus
17	INTB#	Interrupt Request B	80	AD[11]	Multiplexed Address/Data Bus
18	5V	5 V Supply voltage	81	AD[10]	Multiplexed Address/Data Bus
19	3.3V	3.3 V Supply voltage	82	GROUND	Ground
20	INTA#	Interrupt Request A	83	GROUND	Ground
21	RESERVED	-	84	AD[09]	Multiplexed Address/Data Bus
22	RESERVED	-	85	AD[08]	Multiplexed Address/Data Bus

23	GROUND	Ground	86	C/BE[0]#	Byte Enable
24	3.3VAUX	3.3 V supply-uninterrupted	87	AD[07]	Multiplexed Address/Data Bus
25	CLK	PCI Clock	88	3.3V	3.3 V Supply voltage
26	RST#	PCI Reset	89	3.3V	3.3 V Supply
27	GROUND	Ground	90	AD[06]	Multiplexed Address/Data Bus
28	3.3V	3.3 V Supply voltage	91	AD[05]	Multiplexed Address/Data Bus
29	REQ#	PCI Bus Request	92	AD[04]	Multiplexed Address/Data Bus
30	GNT#	PCI Bus Grant	93	RESERVED	-
31	3.3V	3.3 V Supply voltage	94	AD[02]	Multiplexed Address/Data Bus
32	GROUND	Ground	95	AD[03]	Multiplexed Address/Data Bus
33	AD[31]	Multiplexed Address/Data Bus	96	AD[00]	Multiplexed Address/Data Bus
34	PME#	Power Management Event	97	5V	5 V Supply voltage
35	AD[29]	Multiplexed Address/Data Bus	98	RESERVED_WIP5	-
36	RESERVED	-	99	AD[01]	Multiplexed Address/Data Bus
37	GROUND	Ground	100	RESERVED_WIP5	-
38	AD[30]	Multiplexed Address/Data Bus	101	GROUND	Ground
39	AD[27]	Multiplexed Address/Data Bus	102	GROUND	Ground
40	3.3V	3.3 V Supply voltage	103	AC_SYNC	AC97 Sync
41	AD[25]	Multiplexed Address/Data Bus	104	M66EN	Enables 66 MHz PCI bus
42	AD[28]	Multiplexed Address/Data Bus	105	AC_SDATA_IN	AC97 Data Input
43	RESERVED	-	106	AC_SDATA_OUT	AC97 Data Output
44	AD[26]	Multiplexed	107	AC_BIT_CLK	AC97 Bit Clock
45	C/BE[3]#	Byte Enable	108	AC_CODEC_ID0#	Identifier for AC97 CODEC
46	AD[24]	Multiplexed Address/Data Bus	109	AC_CODEC_ID1#	Identifier for AC97 CODEC
47	AD[23]	Multiplexed Address/Data Bus	110	AC_RESET#	AC97 Reset
48	IDSEL	Initialization Device Select	111	MOD_AUDIO_MON	Modern Audio Monitor
49	GROUND	Ground	112	RESERVED	-
50	GROUND	Ground	113	AUDIO_GND	Analog Ground for line-level audio
51	AD[21]	Multiplexed Address/Data Bus	114	GROUND	Ground
52	AD[22]	Multiplexed Address/Data Bus	115	SYS_AUDIO_OUT	Telephone Audio Out
53	AD[19]	Multiplexed Address/Data Bus	116	SYS_AUDIO_IN	Telephone Audio In
54	AD[20]	Multiplexed Address/Data	117	SYS_AUDIO_OUT	Analog Ground for telephone

		Bus		GND	audio
55	GROUND	Ground	118	SYS_AUDIO_IN GND	Analog Ground for telephone audio
56	PAR	Parity Bit	119	AUDIO_GND	Analog Ground for line-level audio
57	AD[17]	Multiplexed Address/Data Bus	120	AUDIO_GND	Analog Ground for line-level audio
58	AD[18]	Multiplexed Address/Data Bus	121	RESERVED	-
59	C/BE[2]#	Byte Enable	122	MPCIACT#	MiniPCI Function Active
60	AD[16]	Multiplexed Address/Data Bus	123	VCC5VA	5V Analog
61	IRDY#	Initiator Ready	124	3.3VAUX	3.3 V supply-uninterrupted
62	Ground	Ground	-	-	-

4.0 Internal Jumpers

This section covers the Jumpers on the PCB for other functions.

4.1 Compact Flash Master/Slave

This 2 pin male header when shorted makes the Compact Flash the Master and when open makes it the Slave drive.

Jp1 – CF Master/Slave

2x1 0.1" Header	Name	Description
1	GND	Ground
2	Slave	Pin39 of the CF connector.

4.2 Reset

This 2 pin male header when shorted resets the CPU.

Jp2 – CPU Reset

2x1 0.1" Header	Name	Description
1	GND	Ground
2	Reset	Resets VCC3 Watchdog

4.3 Speaker

This 2 pin male header connects to a speaker or buzzer.

Jp3 – Speaker Out

2x1 0.1" Header	Name	Description
1	VCC	5Volts
2	Drive	Open Collector driver with a 22 ohm resistor

NetX86, Inc. © 2007

4.4 JTAG Programming Port

This 6 pin male 1.25mm connects to the Jtag port of the SOC.

Jp4 – JTAG Programming Port

6x1 1.25mm Header	Name	Description
1	VCC	5Volts
2	GND	Ground
3	TCK	Test Clock Input
4	TDO	Test Data Out
5	TDI	Test Data In
6	TMS	Test Mode Select

4.5 SPI

This 6 pin male header provides connection to the SOC SPI port. The SPI pins on this connector are shared with an on board SPI temp IC which is not stuffed.

Jp5 – SOC SPI

2x3 0.1” Header	Name	Description
1	VCC	5Volts
2	GND	Ground
3	SPICLK	SPI Clock Out
4	SPIDO	SPI Data Out
5	SPIDI	SPI Data In
6	SPICS	SPI Chip Select

NetX86, Inc. © 2007

5.0 PCB

Layout of PCB